Rajagiri Notice

Notice No:  RSET/PL/N/6660                                                Date : 10/10/2022

    

 

Department of Electronics & Communication Engineering

 

Third Semester B.Tech Degree External Lab Examination (Supplementary), October 2022

 

 

 

 

100902/EC322T: LOGIC DESIGN LAB

 

Venue: Logic Design Lab, 2nd Floor, Main Block

 

Date

Time

Register No.

13-10-2022

Thursday

   09:30 a.m. – 12:30 p.m.

 

U2001122, U2001132, U2001133, U2001135, U2001154, U2001099 (6 Nos)

 

 

 

 

 

PRINCIPAL



Principal
Sl No. Date Previous Notices
551 28-Oct-2022 Workshop on Design Thinking and Effective Time Management
552 28-Oct-2022 Monday 31st October will be a Holiday for the B.Tech 7th-Semester Students and M.Tech Students.
553 27-Oct-2022 Commencement of classes
554 27-Oct-2022 B.Tech. Minor Registration
555 27-Oct-2022 Blessing Ceremony of Sycamore Labs(Artificial Intelligence Lab)
556 27-Oct-2022 Academic Calendar for Academic Year 2022-2023
557 22-Oct-2022 RSET NDLI Executive Committee for the academic year 2022 - '23
558 22-Oct-2022 Seminar on 'Full Stack Web Development'
559 22-Oct-2022 Seminar on 'Full Stack Web Development'
560 21-Oct-2022 The final date of payment of college fees will be 30th October-2022.
<< | < | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | > | >> |