
Mr. Bonifus
B.Tech. in Electronics & Communication,
M.Tech.(Electronics) with Specialization in VLSI & Embedded Systems.
Asst. Professor
DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING
Mr. Bonifus P L holds a degree in Electronics & Communication Engineering from the College of Engineering Poonjar under Cochin University of Science & Technology (2007) and an M.Tech in Electronics with a specialization in VLSI & Embedded Systems from TKM Institute of Technology under Cochin University of Science & Technology (2012). He has over two years of industrial experience as a Software Developer at Mahindra Satyam, Hyderabad, where he also became a Microsoft Certified Professional in May 2008. Since joining Rajagiri School of Engineering & Technology in 2012, he has served as an Assistant Professor, focusing on VLSI design and Embedded Systems. Additionally, he has been the faculty coordinator of the student council since August 2023.
RSET Unique Id: | 31651 | |
Area of Interest: | VLSI & Embedded Systems | |
![]() |
https://orcid.org/0000-0001-5656-6001 | |
![]() |
https://scholar.google.co.in/citations?user=jzkcY74AAAAJ&hl=en |
Sl No | Year | Stream | Sem | Branch | Subject |
---|---|---|---|---|---|
1 | 2025 | B.Tech. | S8 | EC-A | PROJECT PHASE II |
2 | 2025 | B.Tech. | S6 | EC-C | EMBEDDED SYSTEMS-B2 |
3 | 2025 | B.Tech. | S6 | EC-B | EMBEDDED SYSTEMS-B2 |
4 | 2025 | B.Tech. | S4 | EC-B | MICROCONTROLLER AND INTERFACING-B1 |
5 | 2025 | B.Tech. | S4 | EC-B | MICROCONTROLLER AND INTERFACING-B2 |
6 | 2024 | B.Tech. | S8 | EC-B | PROJECT PHASE II - B1 |
7 | 2024 | B.Tech. | S8 | EC-B | PROJECT PHASE II - B2 |
8 | 2024 | B.Tech. | S4 | EC-C | NANO ELECTRONICS |
9 | 2024 | B.Tech. | S4 | EC-B | NANO ELECTRONICS |
10 | 2024 | B.Tech. | S4 | EC-A | NANO ELECTRONICS |
11 | 2024 | B.Tech. | S3 | EC-B | LOGIC CIRCUIT DESIGN-B1 |
12 | 2024 | B.Tech. | S3 | EC-B | LOGIC CIRCUIT DESIGN-B2 |
13 | 2024 | B.Tech. | S2 | IT | MANUFACTURING PRACTICES - A-B1 |
14 | 2024 | B.Tech. | S2 | IT | MANUFACTURING PRACTICES - A-B2 |
15 | 2024 | B.Tech. | S2 | EC-B | SOLID STATE DEVICES |
16 | 2023 | B.Tech. | S8 | EC-B | PROJECT PHASE II |
17 | 2023 | B.Tech. | S6 | EC-C | INTRODUCTION TO MEMS |
18 | 2023 | B.Tech. | S6 | EC-B | INTRODUCTION TO MEMS |
19 | 2023 | B.Tech. | S6 | EC-A | INTRODUCTION TO MEMS |
20 | 2023 | B.Tech. | S4 | EC-C | NANO ELECTRONICS |
21 | 2023 | B.Tech. | S4 | EC-A | NANO ELECTRONICS |
22 | 2023 | B.Tech. | S3 | EC-C | LOGIC DESIGN LAB-B1 |
23 | 2023 | B.Tech. | S3 | EC-C | LOGIC DESIGN LAB-B2 |
24 | 2023 | B.Tech. | S3 | EC-A | SOLID STATE DEVICES |
25 | 2023 | B.Tech. | S1 | EC-B | INTRODUCTION TO ELECTRICAL AND ELECTRONICS ENGINEERING |
26 | 2023 | B.Tech. | S1 | EC-B | MANUFACTURING PRACTICES - A-B1 |
27 | 2023 | B.Tech. | S1 | EC-B | MANUFACTURING PRACTICES - A-B2 |
28 | 2023 | M.Tech. | M4 | VAES | PROJECT(PHASE-2) |
29 | 2023 | M.Tech. | M2 | VAES | VLSI & EMBEDDED SYSTEMS DESIGN LAB II |
30 | 2022 | B.Tech. | S8 | EC-B | NANO ELECTRONICS |
31 | 2022 | B.Tech. | S8 | EC-B | PROJECT |
32 | 2022 | B.Tech. | S5 | EC-A | ANALOG INTEGRATED CIRCUITS AND SIMULATION LAB-B1 |
33 | 2022 | B.Tech. | S5 | EC-A | ANALOG INTEGRATED CIRCUITS AND SIMULATION LAB-B2 |
34 | 2022 | B.Tech. | S4 | EC-C | NANOELECTRONICS-HON |
35 | 2022 | B.Tech. | S4 | EC-B | NANOELECTRONICS-HON |
36 | 2022 | B.Tech. | S4 | EC-A | NANOELECTRONICS-HON |
37 | 2022 | B.Tech. | S3 | EC-A | SOLID STATE DEVICES |
38 | 2022 | M.Tech. | M3 | VAES | MEMS & MICRO SYSTEM |
39 | 2022 | M.Tech. | M1 | VAES | VLSI & EMBEDDED SYSTEMS DESIGN LAB I |
40 | 2021 | B.Tech. | S8 | EC-A | NANO ELECTRONICS |
41 | 2021 | B.Tech. | S7 | EC-B | COMPUTER COMMUNICATION |
42 | 2021 | B.Tech. | S7 | EC-B | SEMINAR & PROJECT PRELIMINARY |
43 | 2021 | B.Tech. | S7 | EC-A | MEMS |
44 | 2021 | B.Tech. | S6 | EC-B | EMBEDDED SYSTEMS |
45 | 2021 | B.Tech. | S6 | EC-B | COMPREHENSIVE EXAM |
46 | 2021 | B.Tech. | S6 | CS-A | MICROPROCESSOR LAB |
Year | Title of the Paper-Conference/Journal Details |
2024 | High Speed Data Transfer from External Interface to Memory using FIFO and AXI DMA 2024 Global Conference on Communications and Information Technologies (GCCIT) |
2022 | Optimisation of FPGA-Based Designs for Convolutional Neural Networks Comprises of select peer-reviewed papers presented during the 18th Control Instrumentation System Conference |
2019 | Study and Implementation of Ethernet Based Synchronization in Distributed Data Acquisition System International Conference on Computer Networks and Inventive Communication Technologies,Springer |
2018 | VEHICLE TO VEHICLE COMMUNICATION BASED COLLISION WARNING
ALGORITHM FOR OVERTAKING ASSISTANCE ICTRCET - 2018 |
2017 | An efficient built-in self-repair scheme for multiple RAMs, 2nd IEEE RTEICT |
2016 | Design and Analysis of Modified Fast Compressors for MAC Unit, International Journal of Computer Trends and Technology (IJCTT) – Volume 36 Number 4 - June 2016 |
2016 | Design of AES Architecture With Area and Speed Tradeoff, Procedia Technology Volume 24, 2016, Pages 1135-1140 |
2015 | "Implementation of FFT Butterfly Algorithm Using SMB Recoding Techniques" IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 5, Ver. I (Sep - Oct. 2015), PP 00-00, e-ISSN: 2319 – 4200, p-ISSN No. : 2319 – 4197 |
2015 | Area Optimized Architecture for AES Mix Column Operation International Journal of Engineering Research & Technology (IJERT) ISSN: 2278-0181, Vol. 4 Issue 09, September-2015 |
2014 | Dual mode logic based adder for energy efficient, high performance CMOS structures |
2014 | Dual Mode Logic and Sleepy Stack: Design for Energy Efficient, High Performance and Leakage Reduced CMOS Structures |
2014 | Implementation of Algorithm for Selection of Convenient Route for Blind Pedestrian On Raspberry Pi |
2013 | ECC Encryption System Using Encoded Multiplier and Vedic Mathematics |
2013 | RSA Encryption System Using Encoded Multiplier and Vedic Mathematics |
Year | Date of Publication | Title of the Book | Published By | Edition |
2022 | 12-Mar-2023 | Smart Sensors Measurement and Instrumentation/ Optimisation of FPGA-Based Designs for Convolutional Neural Networks | Springer, Singapore | 1 |